Accelerating Distributed Deep Learning using HCCL: Habana Collective Communication Library

Karthikeyan Vaidyanathan

Exacomm 2023 Workshop



Notices and Disclaimers

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

Intel technologies may require enabled hardware, software or service activation. Your costs and results may vary. Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction. No product or component can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. For more complete information about performance and benchmark results, visit <u>http://www.intel.com/benchmarks</u>.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

Some results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling and are provided to you for informational purposes.

Intel Advanced Vector Extensions (Intel AVX) provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at http://www.intel.com/go/turbo.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

© 2023 Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Habana Deep Learning Solutions



GAUDI®

High-performance, high-efficiency (price/performance)

- 16nm process technology
- 8 Tensor Processor Cores
- 32 GB on-board HBM2
- 24 SRAM
- 10 integrated 100G
 Ethernet ports

In the cloud:

- Amazon EC2 DL1 Instances

On-premises:

- Supermicro X12 Gaudi Server with 3rd Gen Xeon CPU

GAUDI[®]2

Higher performance, high-efficiency; optimized speed, memory, scalability for large scale models

- 7nm process technology
- 24 Tensor Processor Cores
- 96 GB on-board HBM2
- 48 SRAM
- 24 integrated 100G Ethernet ports


In the cloud:

- Intel Developer Cloud

On-premises:

- Supermicro Gaudi2 Server with 3rd Gen Xeon CPU


Gaudi2 Server Delivers Flexible and Efficient Scalability




HLS-Gaudi2 Reference Server featuring...

- 8 Gaudi2 mezzanine cards
- 24x 100 GbE ports per card
 - 21 for all-to-all connectivity to other 7 Gaudis within the server
 - 3 to scale out
 - Through 6 QSFP-DD ports
- Dual-socket Host CPU: 3rd Gen Xeon Scalable Processors

16 servers (128 Gaudi2s) datacenter




Gaudi Network for 512 Gaudi2s (64 Servers)





HCCL Hierarchical Collectives

Step 1: Intra-HLS box communication



Scale-up algorithm





High-level flow of hcclAllreduce in a box




											l													
Original						Reduce-Scatter								All-gather										
PO	P1	P2	P3	P4	P5	P6	P7	PO	P1	P2	P3	P4	P5	P6	P7		PO	P1	P2	P3	P4	P5	P6	P7
1	1	1	1	1	1	1	1	8									8	8	8	8	8	8	8	8
2	2	2	2	2	2	2	2		16								16	16	16	16	16	16	16	16
3	3	3	3	3	3	3	3			24							24	24	24	24	24	24	24	24
4	4	4	4	4	4	4	4				32						32	32	32	32	32	32	32	32
5	5	5	5	5	5	5	5					40					40	40	40	40	40	40	40	40
6	6	6	6	6	6	6	6						48				48	48	48	48	48	48	48	48
7	7	7	7	7	7	7	7							56			56	56	56	56	56	56	56	56
8	8	8	8	8	8	8	8								64	1	64	64	64	64	64	64	64	64

hcclAllReduce(void* sbuff, void* rbuff, size_t count, hcclDataType_t datatype, hcclRedOp_t op, hcclComm_t comm, synStreamHandle stream_handle);

- Address exchange the buffers
- Reduce-scatter + allgather + remainder, slice large allreduce into small ones; on each slice:
- Reduce-scatter
 - (Send) RDMA write 1/8th of the tensor to every Gaudi and Recv 1/8th from every Gaudi
 - SRAM reduction: read from HBM, reduce in SRAM and write result back to HBM
 - Ordering guarantees, reproducible reductions
- Allgather
 - (Send) RDMA write the tensor to every other Gaudi

HCCL Collective Performance (Gaudi1 and Gaudi2) in a box



We achieve full utilization in message sizes that are much smaller than other RDMA solutions

Habana Labs – Non-NDA

...

HCCL API

// Communicator creation

hcclGetUniqueId(hcclUniqueId* uniqueId);

hcclCommInitRank(hcclComm_t* comm, int nranks, hcclUniqueId commId, int rank);

// Communicator destruction

hcclCommDestroy(hcclComm_t comm);

// Collectives communication

hcclReduceScatter(void* sbuff, void* rbuff, size_t recvcount, hcclDataType_t datatype, hcclRedOp_t op, hcclComm_t comm, synStreamHandle stream_handle); hcclAllReduce(void* sbuff, void* rbuff, size_t count, hcclDataType_t datatype, hcclRedOp_t op, hcclComm_t comm, synStreamHandle stream_handle); hcclBroadcast(void* sbuff, void* rbuff, size_t count, hcclDataType_t datatype, int root, hcclComm_t comm, synStreamHandle stream_handle);

hcclAllGather(void* sbuff, void* rbuff, size_t sendcount, hcclDataType_t datatype, hcclComm_t comm, synStreamHandle stream_handle);

hcclReduce(void* sbuff, void* rbuff, size_t count, hcclDataType_t datatype, hcclRedOp_t op, int root, hcclComm_t comm, synStreamHandle stream_handle); hcclAlltoAll(...);

// Point-to-point communication

hcclSend(void* sbuff, size_t count, hcclDataType_t datatype, int peer, hcclComm_t comm, synStreamHandle stream); hcclRecv(void* rbuff, size_t count, hcclDataType_t datatype, int peer, hcclComm_t comm, synStreamHandle stream);


// Aggregation/Composition

hcclGroupStart();

hcclGroupEnd();


Near-linear scaling with Gaudi2

- High scaling efficiency across multiple workloads drives performance and TCO advantages



Scaling ResNet50 Training on Gaudi2


Scaling BERT Training Phase 1 on Gaudi2



Model scripts available at <u>https://github.com/HabanaAI/Model-References</u> Performance results available at <u>https://developer.habana.ai/resources/habana-models-performance/</u> Measurements based on SynapseAI 1.9 (PyTorch 1.13.1)

Stable Diffusion Training on Gaudi2

Linear scaling efficiency > 99% up to 64x cards



Stable Diffusion Training

Model source: <u>https://github.com/HabanaAI/Model-References/tree/master/PyTorch/generative_models/stable-diffusion-training</u>, Dataset <u>laion2B-en</u>. Training with BF16, batch size = 16, global batch size = 1024, for 1K iterations. Image size 256x256. Measurements using SynapseAI 1.9.0

Performance of Reference Models



						<u>inttps.//uevelop</u>		<u>esources/habana-m</u>	oueis-p		<u></u>	
how 😕 - entries				S	earch:							
Framework Version	Model	# HPU	Precision Through	ghput Accurat	9 TTT	Batch						
Select Frantework *	Filter Model	1		ľ.	1							
TensorFlow 2.8.2	ResNet50 Keras LARS	32	Framework Version	Model	# HP	J Precision Throu	phput Accuracy T	T Batch				
TensorFlow 2.8.2	sorFlow 2.8.2 ResNet50 Keras LARS		Construction of the second second	Filter Model		and Makazana Makaza						
fensorFlow 2.8.2	ResNet50 Keras LARS	8	Select Premework									_
TensorFlow 2.9.1	1 ResNet50 Keras LARS		PyTorch 1,12,0	BERT-L Pre Training Phase 2	1	Framework Version	Model	# HPU Precision	Throughput Accuracy	π	Batch	
PyTorch 1.12.0	ResNet50 SGD	16	PyTorch 1.12.0	BERT-L SQUAD Fine Tuning	8	All shares and shares of the state of the st	11 Theorem Contractor		Antecastra Antecestral	20 A	Contraction of the local distance of the loc	
PyTorch 1.12.0	ResNet50 SGD	8	PyTorch 1.12.0	BERT-L SQUAD Fine Tuning	1	Select Framework	Filter Madel	_				L
ensorFlow 2.8.2	BERT-Large Pre Training combine	32	PyTorch 1.12.0	BERT-X1-1.28 Pre Training Pr		PyTorch 1.12.0	Transformer	Framework Version	Model	# HPU	Precision	
TensorFlow 2.9.1	BERT-Large Pre Training combine	8	PyTorch 1.12.0	BERT-XL-1.28 Pre Training Pr BERT 1.58 LANS Pre Training		PyTorch 1.12.0	Transformer	Select Framework	Filter Model			
ensorFlow 2.9.1	BERT-Large Pre Training combine	1	DeepSpeed 0.6.0	1	Phase 64	TensorFlow 2.8.2	Transformer					_
renzen an erzen gen	DERT Earge Fre Hanning comone	32	DeepSpeed 0.6.0	BERT 1.58 LANS Pre Training	Phase 32	TensorFlow 2.8.2	Transformer MaskRCNN	PyTorch 1.12.0	ALBERT-Large Fine Tuning	8	bf16	
TensorFlow 2.8.2	BERT-Large Pre Training phase 1				32	TensorFlow 2.9.1 TensorFlow 2.8.2	MaskRCNN	PyTorch 1.12.0	ALBERT-Large Fine Tuning	1	bf16	
TensorFlow 2.9.1	BERT-Large Pre Training phase 1	8	DeepSpeed 0.6.0	BERT 1.58 LANS Pre Training Phase		TensorFlow 2.8.2	Vision Transformer	PyTorch 1.12.0	BART Fine Tuning	8	bf16	
fensorFlow 2.9.1	BERT-Large Pre Training phase 1	1		1		TensorFlow 2.8.0	RetinaNet	PyTorch 1.12.0	BART Fine Tuning	1	bf16	
10100110112.2.1			DeepSpeed 0.6.0	BERT 1.5B LANS Pre Training	Phase 8	TensorFlow 2.9.1	Densenet 121 TFD	PyTorch 1.10.2	MobileNetV2	1	bf16	
TensorFlow 2.8.2	BERT-Large Pre Training phase 2	32	TensorFlow 2.8.2	SSD		TensorFlow 2.8.2	T5 Base	PyTorch 1.12.0	Vision Transformer	8	bf16	
TensorFlow 2.9.1	BERT-Large Pre Training phase 2	8	TensorFlow 2.9.1	SSD	1	TensorFlow 2.9.1	VGG SegNet	PyTorch 1.12.0	Vision Transformer	1	bf16	
TensorFlow 2.9.1	BERT-Large Pre Training phase 2	1	PyTorch 1.12.0	SSD	8	TensorFlow 2.8.2	EfficientDet	PyTorch 1.11.0	ElectraLD FT	8	bf16	
TensorFlow 2.9.1	BERT-Large Fine Tuning (SQUAD)	8	PyTorch 1.12.0	SSD	1	TensorFlow 2.8.2	CycleGAN	PyTorch 1.12.0	YOLOV5	8	bf16	
TensorFlow 2.8.2	BERT-Large Fine Tuning (SQUAD)	1	PyTorch 1.12.0	ResNext101	8	TensorFlow 2.8.2	WideAndDeep	PyTorch 1.12.0	YOLOV5	1	bf16	
PyTorch 1.12.0	BERT-Large Pre Training combine	32	TensorFlow 2.6.2	Resnext-101	8	TensorFlow 2.8.2	Electra Fine Tuning	PyTorch 1.12.0	DINO	8	bf16	
10000000000000000000000000000000000000	and the second second second second second second second		TensorFlow 2.8.2	Resnext-101	1	TensorFlow 2.9.1	DISTIBERT	PyTorch 1.12.0	DINO	1	bf16	
PyTorch 1.12.0	BERT-Large Pre Training combine	8	PyTorch 1.12.0	ResNet152	8	PyTorch 1.12.0	GoogLeNet	PyTorch 1.12.0	Wav2Vec 2.0	8	bf16	
PyTorch 1.12.0	BERT-Large Pre Training combine	1	TensorFlow 2.9.1	UNet2D	8	PyTorch 1.12.0	DistilBERT	PyTorch 1.12.0	Way2Vec 2.0	1	bf16	
yTorch 1.12.0	BERT-L Pre Training Phase 1	32	TensorFlow 2.9.1	UNet2D	1	PyTorch 1.12.0	DistilBERT	PyTorch 1.12.0	YOLOX	8	bf16	
	SEDT I Des Texisies Disses 1		TensorFlow 2.9.1	UNet3D	8	PyTorch 1.12.0	RoBERTs Large	PyTorch 1.12.0	YOLOX	1	bf16	
yTorch 1.12.0	BERT-L Pre Training Phase 1	8	TensorFlow 2.9.1	UNet3D	1	PyTorch 1.12.0	RoBERTa Large	TensorFlow 2.9.1	Unet industrial	8	bf16	
lyTorch 1.12.0	BERT-L Pre Training Phase 1	1	Lightning 1.6.4	Unet2D	8	PyTorch 1.12.0	RoBERTa Base					
yTorch 1.12.0	BERT-L Pre Training Phase 2	32	Lightning 1.6.4	g 1.6.4 Unet3D		PyTorch 1.12.0 PyTorch 1.12.0	RoBERTa Base ALBERT-XXL Fine Tuning	TensorFlow 2.8.2	ResNet50 Keras LARS tf.distribute	e) 0	bf16	
PyTorch 1.12.0	BERT-L Pre Training Phase 2	8	Lightning 1.6.4			PyTorch 1.12.0	ALBERT-XXL Fine Tuning	TensorFlow 2.8.2	ResNetSD Keras LARS Host NIC (HVD and Libfabric)	16	bf16	





Habana Labs – Non-NDA

14

Legal Notices and Disclaimers

Performance varies by use, configuration and other factors. See details on performance and other related claims at the QR code below or at <u>https://habana.ai/habana-claims-validation/</u>

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. No product or component can be absolutely secure.

Your costs and results may vary.



© Habana, Gaudi and SynapseAI marks and logos are trademarks of Habana Labs. Other names and brands may be claimed as the property of others.

Legal Notices and Disclaimers



 For notices, disclaimers, and details about performance claims, visit <u>https://habana.ai/habana-claims-validation</u>

or scan the QR code:



© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Thank You.

